This study presents a CMOS receiver chip realized in 0.18 µm High-Voltage CMOS (HV-CMOS) technology and intended for high precision pulsed time-of-flight laser range finding utilizing high-energy sub-ns laser pulses. The IC chip includes a trans-impedance preamplifier, a post-amplifier and a timing comparator. Timing discrimination is based on leading edge detection and the trailing edge is also discriminated for measuring the width of the pulse. The transimpedance of the channel is 25 kΩ, the uncompensated walk error is 470 ps in the dynamic range of 1:21,000 and the input referred equivalent noise current 450 nA (rms).
INTRODUCTION
The pulsed time-of-flight laser range finding principle is based on the measurement of a transit time of a short laser pulse travelling from the laser transmitter to the target and back to the pulse detector electronics. The measured flight time of the pulse can be converted to a distance of the target based on the known velocity of light. Fig. 1 shows a typical construction of a pulsed TOF laser range finder. The achievable precision is typically at the level centimeters. [1] 
Fig. 1 Block diagram of a TOF based laser radar
Since the use of optical signals for measuring distances removes the need for physical contact with the target, laser range finding has been applied in many fields, including the automotive, military or robotics for target identification and range determination [2] [3] [4] . The unique advantages of the pulsed TOF range finding technique, are high precision and short measurement time. It also gives a high spatial resolution due to the fact that electromagnetic radiation at optical frequencies can easily be focused with optical lenses.
The main factors limiting the measurement accuracy of a TOF laser radar are noise limiting the single shot-precision and amplitude variation of the received echo causing systematic timing error (known as timing walk). Typical TOF based laser radars are using laser pulses with a pulse width of 3 -5 ns limited by the limitations of high-speed laser diode drivers [5] . However, in principle, the single-shot accuracy, timing walk as well as eye-safety could be improved if shorter, even sub-ns pulses, were used. This would also help detecting multiple targets within the measurement range. Recently, techniques to produce high-energy sub-ns pulses with semiconductor laser diodes have been presented, and thus there is an interest to study what kind of performance would be available in laser ranging using these transmitter techniques [6] [7] [8] [9] .
In this work, a laser radar receiver that can be used to detect high-energy sub-ns pulses has been designsed and chracterized. The proposed integrated CMOS laser radar receiver is designed for a fast and accurate pulsed TOF laser range finder especially targeted to measure small distance variations of a distant target e.g. for measuring the vibration of a surface at some distance.
The paper is organized as follows. Section II describes the sub-ns pulse detection from the accuracy and precision points of view. The construction and an implementation of the receiver channel are presented in section III. Section IV presents the most essential verification results from the chip. Conclusions are given in section V.
SUB-NS LASER PULSE DETECTION
Typical pulsed TOF laser range finders nowadays use 3 -5 ns laser pulse in the transmitter. Even though the usage of a shorter pulse width would be beneficial from the accuracy point of view, the problem is that the peak power level available from commercial laser diode sources giving a single sub-ns pulse is limited to sub-W range [10, 11] . However, recently, a number of special gain-switched laser constructions have been suggested to increase the available energy level [6, 9, 12, 13] . A particularly interesting semiconductor laser approach is based on the "enhanced gain switching" principle, which is capable of producing laser pulses with an energy level and pulse width of ~ 1 nJ and ~ 100 ps, respectively [7, 9] . A notable feature of this technology is that the driver requirements are quite moderate and can be straightforwardly realized with standard MOS circuit technology. The pulse transmitter used in the receiver verification measurements of this work is based on a MOSFET based driver presented in [8] . The transmitter utilizes a custom designed bulk laser diode working in the "enhanced gain switching" mode and it generates a 100 ps (FWHM) pulse with a peak power of 10 W at a wavelength of 860 nm. The properties of the sub-ns pulse detection are analyzed in the following subsections to motivate the receiver design.
Timing walk error
The amplitude of the received pulse in a pulsed TOF may vary a lot due to changes in the reflectivity, orientation and distance of the target. When using the leading edge timing discrimination principle, where the timing comparator generates the timing signal as the received echo pulse crosses a certain threshold at the input of the comparator, the amplitude variation causes timing error (typically known as timing walk error) [14] . The amount of walk error depends largely on the slew rate of the pulse. The shorter pulse rise time gives a lower walk error, as shown in Fig. 2 where three pulses with different pulse widths and rise times are shown with the corresponding timing walk error.
Fig. 2 Walk error

Noise and jitter
The input referred noise current is one of the most critical parameters in a trans-impedance amplifier (TIA), which is normally used as the preamplifier in a pulsed mode laser radar receiver. The noise of the TIA usually dominates over all the other noise sources in the amplifier channel and therefore determines the sensitivity of the receiver [15] [16] [17] [18] [19] . Fig 3 illustrates the definition of TIA noise as the equivalent input noise current In, TIA at the input of the noiseless TIA. The equivalent input noise current source together with the noiseless TIA reproduces the output noise of the actual noisy TIA.
Fig. 3 TIA definition
The input referred RMS noise current relates directly the sensitivity of the laser radar receiver and can be expressed with a single number. It is determined by dividing the total RMS output noise voltage by the TIA's mid-band transimpedance value [15] .
where | ( )| is the frequency response of the transimpedance amplifier and RT is its mid-band value.
The bandwidth of the TIA must be optimized so as to reduce the total integral noise. However, the bandwidth needs to be sufficient for detecting the pulses. The time bandwidth product optimizing the SNR for Gaussian shape pulses is defined to be 0.44, which means that the optical bandwidth is 0.44 ⁄ -, where TP is the pulse width (FWHM) [20] . When increasing the bandwidth of the TIA while decreasing the pulse width, the noise is increasing under square root as in (1) . That means that if the pulse width decreases by t he f ac to r o f te n, f o r e xamp le , a nd t hus t he b a ndw idt h of t he TIA i nc re as e s by the f ac to r o f te n correspondingly, the total noise increases roughly by a factor of three only. If the laser pulse energy can be kept constant, that will improve the signal-to-noise ratio and also the timing walk error. Fig. 4 shows three pulses with the same pulse energy but different pulse widths and the corresponding noise levels of the receiver. In reality this tendency is softer however since the spectral noise of the preamplifier also tends to become lower at lower bandwidths. [15] 
Fig. 4 Noise level vs. pulse width
The jitter in the pulse detection is proportional to the ratio of the receiver noise and the slew rate of the timing signal.
As already explained above, a shorter pulse with a certain energy improves the SNR and also has a shorter rise time, and thus the jitter in the detection is improved as well. [21] The above brief analysis shows thus that from the point of view of measurement accuracy it is in principle advantageous to shorten the laser pulse in laser ranging, especially if this can be done without decreasing the total energy of the pulse.
RECEIVER CHANNEL
Typically the receiver channel electronics used in a TOF based laser range finder consists of a trans-impedance pre-amplifier, a voltage type-post amplifier and a timing discrimination generating the timing mark from the received echo pulse. The distance measurement is based on the measurement of time interval between the generation of the laser pulse and the detection of the laser echo with the receiver. The bandwidth requirement for the receiver arises from the characteristics of the laser pulse used in the ranging. The receiver realized in this work includes the amplifier chain as mentioned above and also two timing comparators, which are used to detect the leading and the trailing edges of the analogue timing pulse at the output of the receiver channel. Both edges are discriminated for measuring the width of the received pulse. This information can be used for walk error compensation, for example. The optical pulse is converted to a current pulse in an external Avalanche Photo Detector (APD). Fig. 5 shows a simplified block diagram of the receiver chip realized in this work. An APD with the diameter of 100 µm and internal capacitance of 0.5 pF was used as the photo detector of the receiver channel. The diameter selection is determined by the stripe width of the laser diode, since they should match [22] . Further minimizing the input capacitance the input pads with smallest ESD clamp diodes were used and unnecessary metal was removed from the pads. In [23] it was shown that the discrete high-speed APD outputs a ~ 300 ps pulse if a ~ 100 ps optical input pulse was used. As pointed out above, the bandwidth requirement for the channel becomes from the pulse width and ~ 300 ps means that the bandwidth of the receiver channel should be in the range of ~ 1 GHz. The maximum input signal from the APD can be however very high and thus the input current for the receiver channel was limited with external cross-coupled Schottky diodes. The transimpedance of the channel needs to be high enough to receive a small signal (slightly above the noise level) at the level detectable by the comparators. The input-referred noise current was estimated to be ~ 450 nA and thus the transimpedance of 25 kΩ gives ~ 11 mV noise voltage to the output of the channel. With this transimpedance the signal level with a SNR of 10 is ~ 110 mV. The transimpedance preamplifier which is used to convert the APD current to a voltage signal includes the core amplifier with the active nested feedback topology and the overall shunt feedback resistors. Fig. 6 illustrates the topology as a single-ended version. The inner feedback loop makes a voltage amplifier compose of two transconductance gain stages (gm2) and the active feedback (gmf). Basically the inner amplifier follows the Cherry-Hooper topology, [24] yet with an active feedback. The outer loop with the passive shunt feedback resistor performs the current to voltage conversion. Basically three gain stages could be used without the inner gmf feedback loop but wide bandwidth requirement easily leads to stability problems due to the high gain. The use of gmf improves the stability and thus the bandwidth as well. [25, 26] 
Fig. 6 Nested feedback structure
As already mentioned, the noise of the TIA is an important parameter which determines the sensitivity of the receiver and thus needs to be optimized. The first stage of the amplifier is dominating as a noise source and thus the noise model of the shunt feedback TIA can be simplified as in Fig. 7 , where In,G is small and can be neglected [15] . The input referred noise current , can be derived as [15, 27] ,
where Γ is the channel noise factor of the MOSFET and CT is the total capacitance (capacitance of the photo diode CPD and the input capacitance of the amplifier CIN). It is seen that Rf and gm1 need to be as large as possible but any increase in gm1 will increase the input capacitance as well. As discussed in [28] , there is an optimum value for input capacitance which should be matched with the external capacitance. So the W/L of the transistors in the input stage of the TIA were chosen to be 2,240 giving 0.34 pF gate capacitance for the input transistor. It is not as large as the CPD (~ 1.5 pF with layout parasitics) but as is shown in [29] the noise optimum is broad and therefore the selected input transistor widths give a compromise between the noise and layout area . The lengths of the transistors at first stage were chosen to be 250 µm instead of the lowest allowed 180 µm to increase the rds of the transistors. The Rf was chosen to be 1.3 kΩ. Fig. 8 shows the detailed schematic of the differential TIA. 
Post-amplifier
The purpose of the post-amplifier is to amplify the output pulse of the preamplifier further to a suitable level for the timing comparators. The post-amplifier consists of three resistor loaded differential pair stages. The gain of the post-amplifier was set to ~ 10 and thus the effective transimpedance of the whole channel is 2 6 kΩ. The bandwidth of the post-amplifier should not be too wide because it makes additional pole to the receiver system and is filtering the HF noise from the TIA and thus reducing the total noise. However, if two stages with equal band-widths are cascaded, then the overall small-signal bandwidth is narrower and thus the bandwidth of the post-amplifier was designed to be ~ 1.5 GHz (Fig. 9) .
The circuit includes continuous-time offset cancellation which prevents the amplifier from being saturated by the offset due to device mismatch. In this way the heavily loading and area hungry AC coupling capacitors can be avoided. Fig. 10 shows the offset compensation realization where a trans-conductance element (Gm) is connected to the transconductance cell (M4). M3 has a constant bias voltage and the feedback path is incorporated with the input differential pair (M1, M 2 ) of the post-amplifier. A transconductance element is basically a very slow operational amplifier with a diode connected load (Fig.  9) . The voltage mismatch between input sensing lines of the Gm amplifier (offset) composes the voltage to the input of the M4 differing from the constant VBconst at the M3 input. The feedback path (M3 and M4) then creates the voltage difference to the input of the post-amplifier cancelling the offset. The corner frequency of resulting high-pass filter in the feedback loop needs to be low (offset is a DC behavior) and it is realized with an external capacitor [25, 26] . However, while the unwanted offset caused by the device mismatch is cancelled, the offset voltage can also be controlled externally by forcing a desired voltage mismatch between the sensing lines (Gm input). It is realized by connecting an adjustable resistor (basically working as a current generator) together with the internal 5 kΩ ohm resistor to the input of the Gm circuit and it enables one to set the offset to a desired value for the comparators (see Fig. 10 ). Comparators and level shifting
The timing comparator used in this chip includes six identical amplifying stages and a latch (Fig. 11) . The gain of one single stage was sized to be ~ 3, which is relatively low, but guarantees enough bandwidth for the stage. Several stages are needed in order to obtain enough gain for detecting a few millivolts' crossing of the comparator threshold. On the other hand the change of the delay of the comparator for low (slow slew rate) and high amplitude (fast slew rate) signals needs to be smaller than the jitter coming from the signal itself [14] . The latch further increases the speed and reduces the switching noise since the comparator changes the state only once after reset. The threshold for the comparator is set with the offset cancellation circuit so that the threshold is forced to the wanted value by external current as already described.
Fig. 11 Schematic of the comparator
The chip is intended to be used with a Time-to-Digital Converter (TDC) chip with 3.3 V supply voltage, and thus the receiver chip with 1.8 V output pads needs level shifting. To avoid the use of an external level shifter, a HV-CMOS technology is used. It allows 5 V transistors, and an internal level shifter can be implemented. The schematic diagram of the level shifter is shown in Fig.12 . The transistors are 5 V devices enabling to use of 3.3 V supply voltages and thus they give a 3.3 V output swing. Analog output buffer An analog output buffer was designed to drive the testing instrument outside the chip. To allow for a large output swing, differential buffers must employ wide transistors, thus exhibiting a high input capacitance. A "pre-driver" stage is therefore needed to drive an output stage with fast transitions [25] . Fig. 13 shows the schematic diagram of the output buffer consisting of a pre-driver stage and an open collector stage with external inductive peaking.
Fig. 13 Output buffer
MEASUREMENT RESULTS
The designed circuit was fabricated in a 0.18 HV-CMOS technology that allows the use of 5 V, 25 V, and 50 V as well as 1.8 V transistor devices. The receiver channel together with the timing discrimination was designed with 1.8 V supply voltage devices, and the CMOS level shifter together with the output pads for the STOP signals was using 5V transistors. A photograph of the receiver circuit is shown in Fig. 14 . The total area of the chip is 2 mm 2 and power consumption of digital parts 45 mW, amplifier stages 79 mW, biasing and output buffer 57 mW and level shifter 20 mW (180 mW total).
Fig. 14 A photograph of the receiver chip
Measurements were performed using the optical pulse (6 W/120 ps (FWHM)) from the laser transmitter presented earlier. The optical pulse was focused on a fiber and the neutral density (ND) filters was used to enable to attenuate the incoming pulse before it was focused on the APD (needed in the tests). The block diagram of the measurement system is presented in Fig. 15 . The architecture of the TDC is presented in [30] .
Fig. 15 Measurement setup
The bandwidth of the channel was measured with spectrum analyzer to be 635 MHz at the output of the output buffer. In simulations, the bandwidth from the output buffer was slightly smaller than the bandwidth of the channel itself and thus the total bandwidth of the channel can be estimated to be ~ 700 MHz with the estimated input total capacitance of 1.5 pF. Fig.16 shows the simulated and measured bandwidth. The transimpedance of the channel was measured by driving a differential current pulse from the signal generator to the input of the channel and probing the output voltage from the output buffer. It was measured to be 25.3 kΩ. Fig. 17 shows the noise voltage probed with the spectrum analyzer from the output buffer. The Y-axis shows the noise voltage, and the input referred noise current can be calculated by dividing the RMS noise of the TIA with its transimpedance (see equation (1)). It is 3 40 nA from the output buffer. However, the narrower bandwidth and the attenuation of the output buffer need to be taken into account, and the total input referred noise current of the receiver was estimated to be approximately 450 nA. The first term of the noise equation (eq. (3)) represents the thermal noise coming directly from the Rf, and it can be calculated to be ~ 200 nA for 1.3 kΩ. As ~ 20 nA is coming from the thermal noise of the 10 kΩ bias resistors of the APD, roughly half of the noise is generated by the amplifier itself. The timing walk error was measured by sweeping the input signal from 4.5 µA to 95 mA giving a dynamic range of 1:21,000 (Fig. 20) . The minimum signal was chosen to be ten times higher than the input referred noise current (SNR 10) to avoid unwanted stops from the noise spikes. The threshold of the comparator was set to be at the level of SNR 6. It can be seen that the total walk error caused by the channel delay and the pulse geometry is 470 ps. Fig. 21 shows the measured jitter of the leading edge as a function of input amplitude. The maximum jitter with the minimum signal is 62 ps, lowering to 11 ps at higher signal amplitudes. The jitter of the start pulse coming from the pulsing device and the jitter of the TDC (~10 ps) are affecting the total jitter setting limit to ~ 10 ps. 11 ps corresponds 1.65 mm in distance, and 62 ps 9.3 mm when the time-of-flight method is used. Low jitter enables to achieve a very accurate single-shot precision when leading edge detection is used. The walk error can be compensated either by using the slew rate or pulse width measurement based method presented in [31] and [32] , respectively or both methods [33] . Table 1 shows the performance summary of the proposed receiver chip in comparison with some recently published works. The use of sub-ns laser pulses in this work is a new feature and it obviously calls for the widest bandwidth. As a result, the intrinsic walk error is about four times smaller than in the other works. High speed of the laser pulse also improves the single-shot precision (discriminated from the leading edge of the pulse) with a factor of ~ 3 at SNR = 10. The jitter of the TDC is at the level of ~ 10 ps and is probably limiting the highest achievable precision. A receiver channel for a pulsed TOF laser radar with low detection jitter and walk error is presented. The channel is intended to be used with a laser diode transmitter generating high power sub-ns pulses. The receiver is realized in a 0.18 µm HVCMOS technology. Leading edge detection of the timing pulse is used. The total walk error of the channel in the dynamic range of 1:21,000 is 470 ps and the jitter of the leading edge of the detected pulse is 62 ps at the SNR of ~ 6 lowering to ~ 10 ps at the higher signal amplitudes limited by the jitter of the time-to-digital converter chip.
The low jitter of the receiver could possibly be utilized e.g. for the measurement of tiny vibrations of distant objects. For example, by averaging the 1,000 single-shot measurements, the precision is at the level of < 0.3 ps, which corresponds to ~ 50 µm in distance measurement. The measurement time for this precision would be 1 ms at the pulsing rate of 1 MHz. 
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